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where an electron with the initial energy E has the final energy E' after a scattering. a and a' in the relation (1) are the non-parabolicity parameters for the electron in initial and final
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valleys respectively.
Impact ionisation is incorporated in the MC simulator as an additional scattering mechanism assuming that it starts at
The performance of pseudomorphic high electron mobility a threshold energy &. The electron scattering rate due to imtransistors (PHEMTs) with gate lengths in sub-100 nm regime pact ionisation then reads ~8 1 can be substantially enhanced when the devices are proportionally scaled in both lateral and vertical dimensions [I] This high electric field and the associated impact ionisation can initiate early device breakdown [4] . A process which may depleted fringing field region around the drain end of the channe1 is the injection of electrons from the gate due to thermally assisted tunnelling [6] which results in a gate leakage current. (2) where p and 2 are parameters which must be fitted to experimental data. Note here that the formula (2) is nothing more supply carriers and facilitate impact ionisation in the normally Thermionic tunnelIing is incorporated into the MC device is more difficult to simulate at a very high electric field.
simulator as an additional simulation procedure during each Bulk simulations of the impact ionization coefficient on time step and proceeds as follows: a number of particles, Fig. 1 can satisfactorily reproduce measured data for GaAs and which represent the electron density in the metal, is obtained Ino.53Gao.47As in the range of electric fields of interest. Since after integration over the Fermi-Dirac distribution. Fig. 2 hole dynamics and the corresponding bipolar effects are not in-schematically illustrates the area of the Fermi-Dirac distribucluded in the MC simulations, the experimentally observed in-tion from which the particle of a randomly selected energy E crease in the drain current at breakdown cannot be reproduced. may tunnel into the device. In this way, the thermal broadInstead, we calculate an impact ionization assisted increase in ening of electron distribution at room temperature is included the electron current of the devices. This allows us to define the into the tunnelling model. The tunnelling probability, T, IS numerically calculated from the WKEi approximation [IO] where in is the electron effective mass in the device, w is the path along which the electron should tunnel through and V ( x ) is the potential. This probability is used in a standard rejection technique to accept or reject the tunnelling event. If the tunnelling is accepted then the particle will be injected into the device at the energy E . The particle is injected in the direction of the strongest electric field (see Fig. 3 ). This process is repeated for each particle and at each mesh cell around the gate. The number of tunnelling particles is then used to calculate the gate tunnelling current.
Impact ionisation and gate currents
The layout of a typical PHEMT under investlgation is shown in Fig. 4 . It has a T-shape gate; a 30 nm heavily doped (4 x ~O % I -~) n+ GaAs cap; an Alas Gao7As etchstou; a surround the gate and peak beneath the recesses determine a 7 1o1zcm-2 s i delta doping; an ~l~,~ G%,,A~ spacer;-and particle trajectory after tunnelling. a IO nm Ino,zGao,gAs channel. The whole device structure is .-.._ (4) where ex is the charge of a superparticle. A typical MC device simulation involves 50000 superparticles in the device and runs at least 10 ps with the time step of 0.2 ps (excluding the pre-simulation which has to establish a steady-state). Fig. 7 shows the impact ionization assisted drain current as a function of the applied drain voltage at a very low gate bias. Impact ionization starts quickly increasing dramatically the drain current which leads eventually to complete device breakdown. The impact ionization events occur in the region of the fringing electric field below the recess at the drain side of the device (see Fig. 3 ). Electrons are extremely accelerated by a high electric field and may gain enough energy to overcome material bandgap. The impact ionisation event creates a new electron-hole pair. In this way a new electron is add to the transport process. However, the electron acceleration takes some time. As a result, the so-called dead space can be observed between the high electric field region and the actual place where an impact ionization event occurred.
In Fig. 8 the thermionic tunnelling assisted gate current is plotted, as a function of the drain voltage at the gate bias of The onset for both impact ionization and thermionic tunnelling decrease with device scaling. The thresholds for the impact ionization assisted drain current in Fig. 7 starts at much higher drain voltages compared to the thresholds of the gate tunnelling current. Fig. 8 also illustrates that although the thermionic tunnelling assisted gate current starts at a quite low drain voltage, it rapidly saturates at a large voltage even for the devices with a very small gate-to-channel separation. Therefore, all PHEMTs scaled below the 100 nm gate length will suffer from the increased gate current due to tunnelling. This additional current may negatively affect the improved device transconductance at very low gate biases in the scaling process. However, it still offers a practical operational range in device applications which are expected work at larger applied gate voltages. The indicated higher threshold voltages in Fig. 7 suggest that the breakdown caused by the impact ionisation is not of great concern for the scaling process.
Finally, the impact ionisation assisted drain current is shown by these two processes allow us to calculate the impact ionization assisted drain current and the gate tunnelling current. The thresholds of both phenomena decrease with proportional scaling from gate length of 120 to 90,70,50, and 30 nm. The gate tunnelling current starts at quite low drain voltages and then saturates at large drain voltages. Gate leakage may negatively impact the performance of scaled devices having gate lengths less than 100 nm. The impact ionization assisted drain current begins at much higher threshold voltages even for the 30 nm gate length PHEMT. These relatively large threshold voltages indicate that impact ionization is not a matter of great concern for the anticipated device operational range. However, at low gate voltages. the gate leakage current due to thermionic tunDelling dominates device breakdown, also leading to an excessive leakage in aggressivelly scaled devices at supply voltages above 2 V. Therefore, one crucial task in PHEMT scaling to sub-100 nm dimensions is the elimination of gate tunnelling by, for example, using high K dielectrics. 
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